Difference between revisions of "Instruction Set/fault"

From Mill Computing Wiki
Jump to: navigation, search
m (Protected "Instruction Set/fault": generated ([Edit=<protect-level-bot>] (indefinite) [Move=<protect-level-bot>] (indefinite)))
 
(One intermediate revision by the same user not shown)
Line 1:Line 1:
 
{{DISPLAYTITLE:fault}}
 
{{DISPLAYTITLE:fault}}
<div style="font-size:80%;line-height:90%;margin-bottom:2em">[[Speculation|realizing]]&nbsp;&nbsp;[[Encoding|exu stream]]&nbsp;&nbsp;[[Decode|exu block]]&nbsp;&nbsp;[[Phasing|compute phase]]&nbsp;&nbsp; operation&nbsp;&nbsp; [[Domains|in the logical value domain]]&nbsp;&nbsp;<br />
+
<div style="font-size:80%;line-height:90%;margin-bottom:2em">[[Speculation|realizing]]&nbsp;&nbsp;[[Encoding|exu stream]]&nbsp;&nbsp;[[Decode|writer block]]&nbsp;&nbsp;[[Phasing|writer phase]]&nbsp;&nbsp; operation&nbsp;&nbsp; [[Domains|in the logical value domain]]&nbsp;&nbsp;<br />
 
'''native on:''' [[Cores|all]]<br />
 
'''native on:''' [[Cores|all]]<br />
 
</div>
 
</div>
Line 7:Line 7:
  
 
----
 
----
<code style="font-size:130%"><b style="color:#050">fault</b>(<span style="color:#009">[[Domains#op|op]]</span> <span title="belt operand from ops window">x</span>) &#8594; [[Domains#op|op]] r<sub>0</sub></code>
+
<code style="font-size:130%"><b style="color:#050">fault</b>()</code>
<div style="font-size:80%;line-height:90%;margin-bottom:2em">'''operands:''' [[Operands#likeIdentity|like Identity [xx:x]]]
+
<div style="font-size:80%;line-height:90%;margin-bottom:2em">'''operands:''' [[Operands#likeNoResult|like NoResult [xx]:]]
 
</div>
 
</div>
 
<br />
 
<br />
Line 15:Line 15:
 
! [[Cores|Core]] || [[Slot|In Slots]]|| [[Latency|Latencies]]
 
! [[Cores|Core]] || [[Slot|In Slots]]|| [[Latency|Latencies]]
 
|-
 
|-
| [[Cores/Tin/Encoding#fault|Tin]] || E0 || 1
+
| [[Cores/Tin/Encoding#fault|Tin]] || W0 W1 || 1
 
|-
 
|-
| [[Cores/Copper/Encoding#fault|Copper]] || E0 E1 || 1
+
| [[Cores/Copper/Encoding#fault|Copper]] || W0 W1 || 1
 
|-
 
|-
| [[Cores/Silver/Encoding#fault|Silver]] || E0 E1 E2 E3 || 1
+
| [[Cores/Silver/Encoding#fault|Silver]] || W0 W1 W2 W3 W4 || 1
 
|-
 
|-
| [[Cores/Gold/Encoding#fault|Gold]] || E0 E1 E2 E3 E4 E5 E6 E7 || 1
+
| [[Cores/Gold/Encoding#fault|Gold]] || W0 W1 || 1
|-
+
| [[Cores/Decimal8/Encoding#fault|Decimal8]] || E0 E1 E2 E3 || 1
+
|-
+
| [[Cores/Decimal16/Encoding#fault|Decimal16]] || E0 E1 E2 E3 || 1
+
 
|}
 
|}
  
 
----
 
----
<code style="font-size:130%"><b style="color:#050">fault</b>([[Condition_Code|<span style="color:#666">conditioncode</span>]]) &#8594; [[Domains#op|op]] r<sub>0</sub></code>
+
<code style="font-size:130%"><b style="color:#050">fault</b>()</code>
<div style="font-size:80%;line-height:90%;margin-bottom:2em">'''operands:''' [[Operands#likeIdentity|like Identity [xx:x]]]
+
<div style="font-size:80%;line-height:90%;margin-bottom:2em">'''operands:''' [[Operands#likeNoResult|like NoResult [xx]:]]
 
</div>
 
</div>
Raises a fault based on condition code. Passed parameter is zero.
 
 
<b>related operations:</b> [[Instruction_Set/eql|eql]], [[Instruction_Set/neq|neq]], [[Instruction_Set/gtr|gtr]], [[Instruction_Set/geq|geq]], [[Instruction_Set/lss|lss]], [[Instruction_Set/leq|leq]], [[Instruction_Set/carry|carry]], [[Instruction_Set/overflow|overflow]]
 
 
<br />
 
<br />
  
Line 40:Line 33:
 
! [[Cores|Core]] || [[Slot|In Slots]]|| [[Latency|Latencies]]
 
! [[Cores|Core]] || [[Slot|In Slots]]|| [[Latency|Latencies]]
 
|-
 
|-
| [[Cores/Tin/Encoding#fault|Tin]] || E0 || 1
+
| [[Cores/Tin/Encoding#fault|Tin]] || W0 W1 || 1
|-
+
| [[Cores/Copper/Encoding#fault|Copper]] || E0 E1 || 1
+
|-
+
| [[Cores/Silver/Encoding#fault|Silver]] || E0 E1 E2 E3 || 1
+
 
|-
 
|-
| [[Cores/Gold/Encoding#fault|Gold]] || E0 E1 E2 E3 E4 E5 E6 E7 || 1
+
| [[Cores/Copper/Encoding#fault|Copper]] || W0 W1 || 1
 
|-
 
|-
| [[Cores/Decimal8/Encoding#fault|Decimal8]] || E0 E1 E2 E3 || 1
+
| [[Cores/Silver/Encoding#fault|Silver]] || W0 W1 W2 W3 W4 || 1
 
|-
 
|-
| [[Cores/Decimal16/Encoding#fault|Decimal16]] || E0 E1 E2 E3 || 1
+
| [[Cores/Gold/Encoding#fault|Gold]] || W0 W1 || 1
 
|}
 
|}
  
  
 
[[Instruction_Set|Instruction Set, alphabetical]], [[Instruction Set by Category]], [http://millcomputing.com/instructions.html?collapse=7#ops Instruction Set, sortable, filterable]
 
[[Instruction_Set|Instruction Set, alphabetical]], [[Instruction Set by Category]], [http://millcomputing.com/instructions.html?collapse=7#ops Instruction Set, sortable, filterable]

Latest revision as of 14:07, 23 February 2021

realizing  exu stream  writer block  writer phase   operation   in the logical value domain  

native on: all

Raise an application fault event.


fault()

operands: like NoResult [xx]:


Core In Slots Latencies
Tin W0 W1 1
Copper W0 W1 1
Silver W0 W1 W2 W3 W4 1
Gold W0 W1 1

fault()

operands: like NoResult [xx]:


Core In Slots Latencies
Tin W0 W1 1
Copper W0 W1 1
Silver W0 W1 W2 W3 W4 1
Gold W0 W1 1


Instruction Set, alphabetical, Instruction Set by Category, Instruction Set, sortable, filterable