Difference between revisions of "Instruction Set/u2s"

From Mill Computing Wiki
Jump to: navigation, search
m (Protected "Instruction Set/u2s": generated ([Edit=<protect-level-bot>] (indefinite) [Move=<protect-level-bot>] (indefinite)))
 
(2 intermediate revisions by the same user not shown)
Line 1:Line 1:
 
{{DISPLAYTITLE:u2s}}
 
{{DISPLAYTITLE:u2s}}
<div style="font-size:80%;line-height:90%;margin-bottom:2em">[[Speculation|realizing]]&nbsp;&nbsp;[[Encoding|exu stream]]&nbsp;&nbsp;[[Decode|exu block]]&nbsp;&nbsp;[[Phasing|compute phase]]&nbsp;&nbsp; operation&nbsp;&nbsp; [[Domains|in the logical value domain]]&nbsp;&nbsp; [[Overflow|using modulo overflow behavior]]&nbsp;&nbsp;<br />
+
<div style="font-size:80%;line-height:90%;margin-bottom:2em">[[Speculation|speculable]]&nbsp;&nbsp;[[Encoding|exu stream]]&nbsp;&nbsp;[[Decode|exu block]]&nbsp;&nbsp;[[Phasing|compute phase]]&nbsp;&nbsp; operation&nbsp;&nbsp; [[Domains|in the logical value domain]]&nbsp;&nbsp; [[Overflow|using modulo overflow behavior]]&nbsp;&nbsp;<br />
'''aliases:''' u2sv <br />
+
'''aliases:''' u2s2 <br />
 
'''native on:''' [[Cores|all]]<br />
 
'''native on:''' [[Cores|all]]<br />
 
</div>
 
</div>
  
convert unsigned to signed
+
Unsigned integer to signed integer.
 +
 
 
----
 
----
 
<code style="font-size:130%"><b style="color:#050">u2s</b>(<span style="color:#009">[[Domains#op|op]]</span> <span title="belt operand from ops window">x</span>) &#8594; [[Domains#op|op]] r<sub>0</sub></code>
 
<code style="font-size:130%"><b style="color:#050">u2s</b>(<span style="color:#009">[[Domains#op|op]]</span> <span title="belt operand from ops window">x</span>) &#8594; [[Domains#op|op]] r<sub>0</sub></code>
Line 12:Line 13:
 
<br />
 
<br />
  
 +
'''encoding:'''
 +
<code style="font-size:100%"><b style="color:#050">u2s</b>(<span style="color:#009">[[Domains#op|op]]</span> <span title="belt operand from ops window">x</span>)</code>
 +
<br />
 
{| class="mw-collapsible mw-collapsed wikitable" data-expandtext="&#9656;" data-collapsetext="&#9662;"
 
{| class="mw-collapsible mw-collapsed wikitable" data-expandtext="&#9656;" data-collapsetext="&#9662;"
 
! [[Cores|Core]] || [[Slot|In Slots]]|| [[Latency|Latencies]]
 
! [[Cores|Core]] || [[Slot|In Slots]]|| [[Latency|Latencies]]
Line 17:Line 21:
 
| [[Cores/Tin/Encoding#u2s|Tin]] || E0 || 1
 
| [[Cores/Tin/Encoding#u2s|Tin]] || E0 || 1
 
|-
 
|-
| [[Cores/Copper/Encoding#u2s|Copper]] || E0 E1 || 1
+
| [[Cores/Copper/Encoding#u2s|Copper]] || E0 || 1
 
|-
 
|-
 
| [[Cores/Silver/Encoding#u2s|Silver]] || E0 E1 E2 E3 || 1
 
| [[Cores/Silver/Encoding#u2s|Silver]] || E0 E1 E2 E3 || 1
 
|-
 
|-
| [[Cores/Gold/Encoding#u2s|Gold]] || E0 E1 E2 E3 E4 E5 E6 E7 || 1
+
| [[Cores/Gold/Encoding#u2s|Gold]] || E0 || 1
|-
+
| [[Cores/Decimal8/Encoding#u2s|Decimal8]] || E0 E1 E2 E3 || 1
+
|-
+
| [[Cores/Decimal16/Encoding#u2s|Decimal16]] || E0 E1 E2 E3 || 1
+
 
|}
 
|}
  
  
 
[[Instruction_Set|Instruction Set, alphabetical]], [[Instruction Set by Category]], [http://millcomputing.com/instructions.html?collapse=7#ops Instruction Set, sortable, filterable]
 
[[Instruction_Set|Instruction Set, alphabetical]], [[Instruction Set by Category]], [http://millcomputing.com/instructions.html?collapse=7#ops Instruction Set, sortable, filterable]

Latest revision as of 14:02, 23 February 2021

speculable  exu stream  exu block  compute phase   operation   in the logical value domain   using modulo overflow behavior  

aliases: u2s2
native on: all

Unsigned integer to signed integer.


u2s(op x) → op r0

operands: like Identity [xx:x]


encoding: u2s(op x)

Core In Slots Latencies
Tin E0 1
Copper E0 1
Silver E0 E1 E2 E3 1
Gold E0 1


Instruction Set, alphabetical, Instruction Set by Category, Instruction Set, sortable, filterable