Difference between revisions of "Instruction Set/shiftluw"

From Mill Computing Wiki
Jump to: navigation, search
m (Protected "Instruction Set/shiftluw": generated ([Edit=<protect-level-bot>] (indefinite) [Move=<protect-level-bot>] (indefinite)))
 
(2 intermediate revisions by the same user not shown)
Line 1:Line 1:
 
{{DISPLAYTITLE:shiftluw}}
 
{{DISPLAYTITLE:shiftluw}}
−
<div style="font-size:80%;line-height:90%;margin-bottom:2em">[[Speculation|realizing]]&nbsp;&nbsp;[[Encoding|exu stream]]&nbsp;&nbsp;[[Decode|exu block]]&nbsp;&nbsp;[[Phasing|compute phase]]&nbsp;&nbsp; operation&nbsp;&nbsp; [[Domains|in the unsigned integer value domain]]&nbsp;&nbsp; [[Overflow|using widening overflow behavior]]&nbsp;&nbsp; [[Condition Code|that produces condition codes]]<br />
+
<div style="font-size:80%;line-height:90%;margin-bottom:2em">[[Speculation|speculable]]&nbsp;&nbsp;[[Encoding|exu stream]]&nbsp;&nbsp;[[Decode|exu block]]&nbsp;&nbsp;[[Phasing|compute phase]]&nbsp;&nbsp; operation&nbsp;&nbsp; [[Domains|in the unsigned integer value domain]]&nbsp;&nbsp; [[Overflow|using widening overflow behavior]]&nbsp;&nbsp; [[Condition Code|that produces condition codes]]<br />
 
'''native on:''' [[Cores|all]]<br />
 
'''native on:''' [[Cores|all]]<br />
 
</div>
 
</div>
  
−
bitwise shift
+
Unsigned bitwise left shift. Widening.
 +
The bit count by which to shift is an unsigned number.
 +
The higher order bits get zero extended in the widening.
 +
 
 
----
 
----
 
<code style="font-size:130%"><b style="color:#050">shiftluw</b>(<span style="color:#009">[[Domains#u|u]]</span> <span title="belt operand from ops window">x</span>, <i><span style="color:#009">[[Immediates#bit|bit]]</span> <span title="bit number">bits</span></i>) &#8594; [[Domains#u|u]] r<sub>0</sub></code>
 
<code style="font-size:130%"><b style="color:#050">shiftluw</b>(<span style="color:#009">[[Domains#u|u]]</span> <span title="belt operand from ops window">x</span>, <i><span style="color:#009">[[Immediates#bit|bit]]</span> <span title="bit number">bits</span></i>) &#8594; [[Domains#u|u]] r<sub>0</sub></code>
−
<div style="font-size:80%;line-height:90%;margin-bottom:2em">'''operands:''' [[Operands#likeWiden|like Widen xx:2x]]
+
<div style="font-size:80%;line-height:90%;margin-bottom:2em">'''operands:''' [[Operands#likeWidening|like Widening xx:2x]]
 
</div>
 
</div>
 
<br />
 
<br />
Line 14:Line 17:
 
! [[Cores|Core]] || [[Slot|In Slots]]|| [[Latency|Latencies]]
 
! [[Cores|Core]] || [[Slot|In Slots]]|| [[Latency|Latencies]]
 
|-
 
|-
−
| [[Cores/Tin/Encoding#shiftluw|Tin]] || E0 || 1
+
| [[Cores/Tin/Encoding#shiftluw|Tin]] || E0 ||  
 
|-
 
|-
−
| [[Cores/Copper/Encoding#shiftluw|Copper]] || E0 || 1
+
| [[Cores/Copper/Encoding#shiftluw|Copper]] || E0 ||  
 
|-
 
|-
−
| [[Cores/Silver/Encoding#shiftluw|Silver]] || E0 E1 || 1
+
| [[Cores/Silver/Encoding#shiftluw|Silver]] || E0 E1 ||  
 
|-
 
|-
−
| [[Cores/Gold/Encoding#shiftluw|Gold]] || E0 E1 || 1
+
| [[Cores/Gold/Encoding#shiftluw|Gold]] || E0 ||  
−
|-
+
−
| [[Cores/Decimal8/Encoding#shiftluw|Decimal8]] || E0 E1 || 1
+
−
|-
+
−
| [[Cores/Decimal16/Encoding#shiftluw|Decimal16]] || E0 E1 || 1
+
 
|}
 
|}
  
 
----
 
----
 
<code style="font-size:130%"><b style="color:#050">shiftluw</b>(<span style="color:#009">[[Domains#u|u]]</span> <span title="belt operand from ops window">x</span>, <span style="color:#009">[[Domains#n|n]]</span> <span title="belt operand from ops window">bits</span>) &#8594; [[Domains#u|u]] r<sub>0</sub></code>
 
<code style="font-size:130%"><b style="color:#050">shiftluw</b>(<span style="color:#009">[[Domains#u|u]]</span> <span title="belt operand from ops window">x</span>, <span style="color:#009">[[Domains#n|n]]</span> <span title="belt operand from ops window">bits</span>) &#8594; [[Domains#u|u]] r<sub>0</sub></code>
−
<div style="font-size:80%;line-height:90%;margin-bottom:2em">'''operands:''' [[Operands#likeWiden|like Widen xx:2x]]
+
<div style="font-size:80%;line-height:90%;margin-bottom:2em">'''operands:''' [[Operands#likeWidening|like Widening xx:2x]]
 
</div>
 
</div>
 
<br />
 
<br />
Line 36:Line 35:
 
! [[Cores|Core]] || [[Slot|In Slots]]|| [[Latency|Latencies]]
 
! [[Cores|Core]] || [[Slot|In Slots]]|| [[Latency|Latencies]]
 
|-
 
|-
−
| [[Cores/Tin/Encoding#shiftluw|Tin]] || E0 || 1
+
| [[Cores/Tin/Encoding#shiftluw|Tin]] || E0 ||  
−
|-
+
−
| [[Cores/Copper/Encoding#shiftluw|Copper]] || E0 || 1
+
−
|-
+
−
| [[Cores/Silver/Encoding#shiftluw|Silver]] || E0 E1 || 1
+
 
|-
 
|-
−
| [[Cores/Gold/Encoding#shiftluw|Gold]] || E0 E1 || 1
+
| [[Cores/Copper/Encoding#shiftluw|Copper]] || E0 ||  
 
|-
 
|-
−
| [[Cores/Decimal8/Encoding#shiftluw|Decimal8]] || E0 E1 || 1
+
| [[Cores/Silver/Encoding#shiftluw|Silver]] || E0 E1 ||  
 
|-
 
|-
−
| [[Cores/Decimal16/Encoding#shiftluw|Decimal16]] || E0 E1 || 1
+
| [[Cores/Gold/Encoding#shiftluw|Gold]] || E0 ||  
 
|}
 
|}
  
  
 
[[Instruction_Set|Instruction Set, alphabetical]], [[Instruction Set by Category]], [http://millcomputing.com/instructions.html?collapse=7#ops Instruction Set, sortable, filterable]
 
[[Instruction_Set|Instruction Set, alphabetical]], [[Instruction Set by Category]], [http://millcomputing.com/instructions.html?collapse=7#ops Instruction Set, sortable, filterable]

Latest revision as of 13:26, 23 February 2021

speculable  exu stream  exu block  compute phase   operation   in the unsigned integer value domain   using widening overflow behavior   that produces condition codes

native on: all

Unsigned bitwise left shift. Widening. The bit count by which to shift is an unsigned number. The higher order bits get zero extended in the widening.

shiftluw(u x, bit bits) → u r0

operands: like Widening xx:2x


Core In Slots Latencies
Tin E0
Copper E0
Silver E0 E1
Gold E0

shiftluw(u x, n bits) → u r0

operands: like Widening xx:2x


Core In Slots Latencies
Tin E0
Copper E0
Silver E0 E1
Gold E0


Instruction Set, alphabetical, Instruction Set by Category, Instruction Set, sortable, filterable

Retrieved from "http://millcomputing.com/w/index.php?title=Instruction_Set/shiftluw&oldid=4375"