Difference between revisions of "Instruction Set/inner1"
| (One intermediate revision by the same user not shown) | |||
| Line 4: | Line 4: | ||
</div> | </div> | ||
| − | + | Enter loop that produces one result value. | |
| + | |||
| + | An optimization for the common case of loops with one result value. There are only gang encodings of this, for loops with more arguments than the one slot [[Instruction_Set/inner|inner]] operations can accomodate. | ||
| + | |||
| + | As with all ganged inner operations, the target address is always in the last gang slot. | ||
| + | |||
| + | <b>related operations:</b> [[Instruction_Set/innertr1|innertr1]], [[Instruction_Set/innerfl1|innerfl1]] | ||
| + | |||
---- | ---- | ||
<code style="font-size:130%"><b style="color:#050">inner1</b>(<span style="color:#009">[[Domains#p|p]]</span> <span title="call argument from calls window">target</span>, <span style="color:#009">[[Domains#args|args]]</span> <span title="zero or more call arguments from calls window">args</span>) → [[Domains|op]] r</code> | <code style="font-size:130%"><b style="color:#050">inner1</b>(<span style="color:#009">[[Domains#p|p]]</span> <span title="call argument from calls window">target</span>, <span style="color:#009">[[Domains#args|args]]</span> <span title="zero or more call arguments from calls window">args</span>) → [[Domains|op]] r</code> | ||
Latest revision as of 17:45, 4 February 2015
Enter loop that produces one result value.
An optimization for the common case of loops with one result value. There are only gang encodings of this, for loops with more arguments than the one slot inner operations can accomodate.
As with all ganged inner operations, the target address is always in the last gang slot.
related operations: innertr1, innerfl1
inner1(p target, args args) → op r
encoding:
inner1(op q, off target, count argc)
,
inner1(op q, off target, count argc, lit argv)
,
inner1(op q, off target, count argc, lit argv, lit argv)
| Core | In Slots | Latencies |
|---|---|---|
| Tin | F0 | 1 |
| Copper | F0 F1 | 1 |
| Silver | F0 F1 F2 | 1 |
| Gold | F0 F1 F2 F3 | 1 |
| Decimal8 | F0 F1 F2 | 1 |
| Decimal16 | F0 F1 F2 | 1 |
inner1(lbl target, args args) → op r
encoding:
inner1(off target, count argc)
,
inner1(off target, count argc, lit argv)
,
inner1(off target, count argc, lit argv, lit argv)
,
inner1(off target, count argc, lit argv, lit argv, lit argv)
| Core | In Slots | Latencies |
|---|---|---|
| Tin | F0 | 1 |
| Copper | F0 F1 | 1 |
| Silver | F0 F1 F2 | 1 |
| Gold | F0 F1 F2 F3 | 1 |
| Decimal8 | F0 F1 F2 | 1 |
| Decimal16 | F0 F1 F2 | 1 |
Instruction Set, alphabetical, Instruction Set by Category, Instruction Set, sortable, filterable
