Difference between revisions of "Instruction Set/countltr"

From Mill Computing Wiki
Jump to: navigation, search
 
(2 intermediate revisions by the same user not shown)
Line 1:Line 1:
 
{{DISPLAYTITLE:countltr}}
 
{{DISPLAYTITLE:countltr}}
−
<div style="font-size:80%;line-height:90%;margin-bottom:2em">[[Speculation|realizing]]&nbsp;&nbsp;[[Encoding|exu stream]]&nbsp;&nbsp;[[Decode|exu block]]&nbsp;&nbsp;[[Phasing|compute phase]]&nbsp;&nbsp; operation&nbsp;&nbsp; [[Domains|in the logical value domain]]&nbsp;&nbsp;<br />
+
<div style="font-size:80%;line-height:90%;margin-bottom:2em">[[Speculation|speculable]]&nbsp;&nbsp;[[Encoding|exu stream]]&nbsp;&nbsp;[[Decode|exu block]]&nbsp;&nbsp;[[Phasing|compute phase]]&nbsp;&nbsp; operation&nbsp;&nbsp; [[Domains|in the logical value domain]]&nbsp;&nbsp;<br />
 
'''native on:''' [[Cores|all]]<br />
 
'''native on:''' [[Cores|all]]<br />
 
</div>
 
</div>
Line 13:Line 13:
 
<br />
 
<br />
  
 +
'''encoding:'''
 +
<code style="font-size:100%"><b style="color:#050">countltr</b>(<span style="color:#009">[[Domains#op|op]]</span> <span title="belt operand from ops window">x</span>)</code>
 +
<br />
 
{| class="mw-collapsible mw-collapsed wikitable" data-expandtext="&#9656;" data-collapsetext="&#9662;"
 
{| class="mw-collapsible mw-collapsed wikitable" data-expandtext="&#9656;" data-collapsetext="&#9662;"
 
! [[Cores|Core]] || [[Slot|In Slots]]|| [[Latency|Latencies]]
 
! [[Cores|Core]] || [[Slot|In Slots]]|| [[Latency|Latencies]]
Line 23:Line 26:
 
|-
 
|-
 
| [[Cores/Gold/Encoding#countltr|Gold]] || E0 || 1
 
| [[Cores/Gold/Encoding#countltr|Gold]] || E0 || 1
−
|-
 
−
| [[Cores/Decimal8/Encoding#countltr|Decimal8]] || E0 || 1
 
−
|-
 
−
| [[Cores/Decimal16/Encoding#countltr|Decimal16]] || E0 || 1
 
 
|}
 
|}
  
  
 
[[Instruction_Set|Instruction Set, alphabetical]], [[Instruction Set by Category]], [http://millcomputing.com/instructions.html?collapse=7#ops Instruction Set, sortable, filterable]
 
[[Instruction_Set|Instruction Set, alphabetical]], [[Instruction Set by Category]], [http://millcomputing.com/instructions.html?collapse=7#ops Instruction Set, sortable, filterable]

Latest revision as of 13:59, 23 February 2021

speculable  exu stream  exu block  compute phase   operation   in the logical value domain  

native on: all

Count the one bits from the left.

related operations: countlfl, countrfl, countrtr

countltr(op x) → op r0

operands: like Identity [xx:x]


encoding: countltr(op x)

Core In Slots Latencies
Tin E0 1
Copper E0 1
Silver E0 1
Gold E0 1


Instruction Set, alphabetical, Instruction Set by Category, Instruction Set, sortable, filterable

Retrieved from "http://millcomputing.com/w/index.php?title=Instruction_Set/countltr&oldid=4629"