Difference between revisions of "Instruction Set/nand"
From Mill Computing Wiki
| (3 intermediate revisions by the same user not shown) | |||
| Line 1: | Line 1: | ||
{{DISPLAYTITLE:nand}} | {{DISPLAYTITLE:nand}} | ||
| − | <div style="font-size:80%;line-height:90%;margin-bottom:2em">[[Speculation| | + | <div style="font-size:80%;line-height:90%;margin-bottom:2em">[[Speculation|speculable]] [[Encoding|exu stream]] [[Decode|exu block]] [[Phasing|compute phase]] operation [[Domains|in the logical value domain]] <br /> |
'''aliases:''' nands nandu <br /> | '''aliases:''' nands nandu <br /> | ||
'''native on:''' [[Cores|all]]<br /> | '''native on:''' [[Cores|all]]<br /> | ||
</div> | </div> | ||
| − | + | Bitwise nand. | |
| + | |||
| + | <b>related operations:</b> [[Instruction_Set/andl|andl]], [[Instruction_Set/orl|orl]], [[Instruction_Set/flip|flip]], [[Instruction_Set/nor|nor]], [[Instruction_Set/xorl|xorl]], [[Instruction_Set/nxor|nxor]], [[Instruction_Set/imp|imp]], [[Instruction_Set/nimp|nimp]] | ||
| + | |||
---- | ---- | ||
<code style="font-size:130%"><b style="color:#050">nand</b>(<span style="color:#009">[[Domains#op|op]]</span> <span title="belt operand from ops window">x</span>, <span style="color:#009">[[Domains#op|op]]</span> <span title="belt operand from ops window">y</span>) → [[Domains#op|op]] r<sub>0</sub></code> | <code style="font-size:130%"><b style="color:#050">nand</b>(<span style="color:#009">[[Domains#op|op]]</span> <span title="belt operand from ops window">x</span>, <span style="color:#009">[[Domains#op|op]]</span> <span title="belt operand from ops window">y</span>) → [[Domains#op|op]] r<sub>0</sub></code> | ||
| Line 15: | Line 18: | ||
! [[Cores|Core]] || [[Slot|In Slots]]|| [[Latency|Latencies]] | ! [[Cores|Core]] || [[Slot|In Slots]]|| [[Latency|Latencies]] | ||
|- | |- | ||
| − | | [[Cores/Tin/Encoding#nand|Tin]] || E0 || | + | | [[Cores/Tin/Encoding#nand|Tin]] || E0 || |
|- | |- | ||
| − | | [[Cores/Copper/Encoding#nand|Copper]] || E0 | + | | [[Cores/Copper/Encoding#nand|Copper]] || E0 || |
|- | |- | ||
| − | | [[Cores/Silver/Encoding#nand|Silver]] || E0 E1 E2 E3 || | + | | [[Cores/Silver/Encoding#nand|Silver]] || E0 E1 E2 E3 || |
|- | |- | ||
| − | | [[Cores/Gold/Encoding#nand|Gold]] || E0 | + | | [[Cores/Gold/Encoding#nand|Gold]] || E0 || |
| − | + | ||
| − | + | ||
| − | + | ||
| − | + | ||
|} | |} | ||
| Line 37: | Line 36: | ||
! [[Cores|Core]] || [[Slot|In Slots]]|| [[Latency|Latencies]] | ! [[Cores|Core]] || [[Slot|In Slots]]|| [[Latency|Latencies]] | ||
|- | |- | ||
| − | | [[Cores/Tin/Encoding#nand|Tin]] || E0 || | + | | [[Cores/Tin/Encoding#nand|Tin]] || E0 || |
| − | + | ||
| − | + | ||
| − | + | ||
| − | + | ||
|- | |- | ||
| − | | [[Cores/ | + | | [[Cores/Copper/Encoding#nand|Copper]] || E0 || |
|- | |- | ||
| − | | [[Cores/ | + | | [[Cores/Silver/Encoding#nand|Silver]] || E0 E1 E2 E3 || |
|- | |- | ||
| − | | [[Cores/ | + | | [[Cores/Gold/Encoding#nand|Gold]] || E0 || |
|} | |} | ||
[[Instruction_Set|Instruction Set, alphabetical]], [[Instruction Set by Category]], [http://millcomputing.com/instructions.html?collapse=7#ops Instruction Set, sortable, filterable] | [[Instruction_Set|Instruction Set, alphabetical]], [[Instruction Set by Category]], [http://millcomputing.com/instructions.html?collapse=7#ops Instruction Set, sortable, filterable] | ||
Latest revision as of 13:56, 23 February 2021
speculable exu stream exu block compute phase operation in the logical value domain
aliases: nands nandu
native on: all
Bitwise nand.
related operations: andl, orl, flip, nor, xorl, nxor, imp, nimp
operands: like Identity [xx:x]
| Core | In Slots | Latencies |
|---|---|---|
| Tin | E0 | |
| Copper | E0 | |
| Silver | E0 E1 E2 E3 | |
| Gold | E0 |
operands: like Identity [xx:x]
| Core | In Slots | Latencies |
|---|---|---|
| Tin | E0 | |
| Copper | E0 | |
| Silver | E0 E1 E2 E3 | |
| Gold | E0 |
Instruction Set, alphabetical, Instruction Set by Category, Instruction Set, sortable, filterable
