Difference between revisions of "Instruction Set/rdivd"

From Mill Computing Wiki
Jump to: navigation, search
(Created page with "{{DISPLAYTITLE:rdivd}} <div style="font-size:80%;line-height:90%;margin-bottom:2em">realizing  exu stream [[Decode|exu block]...")
 
 
(3 intermediate revisions by the same user not shown)
Line 1:Line 1:
 
{{DISPLAYTITLE:rdivd}}
 
{{DISPLAYTITLE:rdivd}}
<div style="font-size:80%;line-height:90%;margin-bottom:2em">[[Speculation|realizing]]&nbsp;&nbsp;[[Encoding|exu stream]]&nbsp;&nbsp;[[Decode|exu block]]&nbsp;&nbsp;[[Phasing|compute phase]]&nbsp;&nbsp; operation&nbsp;&nbsp; [[Domains|in the decimal floating point value domain]]&nbsp;&nbsp;<br />
+
<div style="font-size:80%;line-height:90%;margin-bottom:2em">[[Speculation|speculable]]&nbsp;&nbsp;[[Encoding|exu stream]]&nbsp;&nbsp;[[Decode|exu block]]&nbsp;&nbsp;[[Phasing|compute phase]]&nbsp;&nbsp; operation&nbsp;&nbsp; [[Domains|in the decimal floating point value domain]]&nbsp;&nbsp;<br />
 
'''native on:''' [[Cores/Decimal8|Decimal8]] [[Cores/Decimal16|Decimal16]] <br />
 
'''native on:''' [[Cores/Decimal8|Decimal8]] [[Cores/Decimal16|Decimal16]] <br />
 
</div>
 
</div>
  
reciprocal divide
+
Decimal float reciprocal dividide.
 +
i.e. the result is 1/x.
 +
 
 +
This operation doesn't need rounding since no precision is lost.
 +
 
 
----
 
----
 
<code style="font-size:130%"><b style="color:#050">rdivd</b>(<span style="color:#009">[[Domains#d|d]]</span> <span title="belt operand from ops window">x</span>) &#8594; [[Domains#d|d]] r<sub>0</sub></code>
 
<code style="font-size:130%"><b style="color:#050">rdivd</b>(<span style="color:#009">[[Domains#d|d]]</span> <span title="belt operand from ops window">x</span>) &#8594; [[Domains#d|d]] r<sub>0</sub></code>
Line 14:Line 18:
 
! [[Cores|Core]] || [[Slot|In Slots]]|| [[Latency|Latencies]]
 
! [[Cores|Core]] || [[Slot|In Slots]]|| [[Latency|Latencies]]
 
|-
 
|-
| [[Cores/Decimal8/Encoding#716|Decimal8]] || E0 E1 || d:d=4 dv:dv=4 q:q=5 qv:qv=5  
+
| [[Cores/Decimal8/Encoding#rdivd|Decimal8]] || E0 E1 || d:d=4 dv:dv=4 q:q=5 qv:qv=5  
 
|-
 
|-
| [[Cores/Decimal16/Encoding#716|Decimal16]] || E0 E1 || d:d=4 dv:dv=4 q:q=5 qv:qv=5  
+
| [[Cores/Decimal16/Encoding#rdivd|Decimal16]] || E0 E1 || d:d=4 dv:dv=4 q:q=5 qv:qv=5  
 
|}
 
|}
 +
 +
 +
[[Instruction_Set|Instruction Set, alphabetical]], [[Instruction Set by Category]], [http://millcomputing.com/instructions.html?collapse=7#ops Instruction Set, sortable, filterable]

Latest revision as of 09:33, 9 February 2015

speculable  exu stream  exu block  compute phase   operation   in the decimal floating point value domain  

native on: Decimal8 Decimal16

Decimal float reciprocal dividide. i.e. the result is 1/x.

This operation doesn't need rounding since no precision is lost.


rdivd(d x) → d r0

operands: like Addd [dd:d]


Core In Slots Latencies
Decimal8 E0 E1 d:d=4 dv:dv=4 q:q=5 qv:qv=5
Decimal16 E0 E1 d:d=4 dv:dv=4 q:q=5 qv:qv=5


Instruction Set, alphabetical, Instruction Set by Category, Instruction Set, sortable, filterable