Difference between revisions of "Instruction Set/widenv"
From Mill Computing Wiki
m (Protected "Instruction Set/widenv": generated ([Edit=<protect-level-bot>] (indefinite) [Move=<protect-level-bot>] (indefinite))) | |||
| Line 5: | Line 5: | ||
</div> | </div> | ||
| − | widen to | + | Double the scalar widths in an unsigned integer vector. |
| + | |||
| + | Zero extends the upper half. | ||
| + | |||
| + | The natively available byte widths on all [[Cores]] are 1, 2, 4, 8, and on the high end also 16. | ||
| + | |||
| + | Vector widen operations always produce two result vectors to accomodate the widening of maximum size vectors. The first result vector then contains the widened values of the lower half of the operand, and the second result the upper. | ||
| + | |||
---- | ---- | ||
<code style="font-size:130%"><b style="color:#050">widenv</b>(<span style="color:#009">[[Domains#op|op]]</span> <span title="belt operand from ops window">v</span>) → [[Domains#op|op]] r<sub>0</sub>, [[Domains#op|op]] r<sub>1</sub></code> | <code style="font-size:130%"><b style="color:#050">widenv</b>(<span style="color:#009">[[Domains#op|op]]</span> <span title="belt operand from ops window">v</span>) → [[Domains#op|op]] r<sub>0</sub>, [[Domains#op|op]] r<sub>1</sub></code> | ||
Revision as of 10:38, 11 January 2015
realizing exu stream exu block compute phase operation in the logical value domain
aliases: widenuv
native on: all
Double the scalar widths in an unsigned integer vector.
Zero extends the upper half.
The natively available byte widths on all Cores are 1, 2, 4, 8, and on the high end also 16.
Vector widen operations always produce two result vectors to accomodate the widening of maximum size vectors. The first result vector then contains the widened values of the lower half of the operand, and the second result the upper.
operands: like Widenv XX:2X2X
| Core | In Slots | Latencies |
|---|---|---|
| Tin | E0 | 2 2 |
| Copper | E0 E1 | 2 2 |
| Silver | E0 E1 E2 E3 | 2 2 |
| Gold | E0 E1 E2 E3 E4 E5 E6 E7 | 2 2 |
| Decimal8 | E0 E1 E2 E3 | 2 2 |
| Decimal16 | E0 E1 E2 E3 | 2 2 |
widenv(op v1, op v2) → op r0, op r1
operands: like Widenv XX:2X2X
| Core | In Slots | Latencies |
|---|---|---|
| Tin | E0 | 2 2 |
| Copper | E0 E1 | 2 2 |
| Silver | E0 E1 E2 E3 | 2 2 |
| Gold | E0 E1 E2 E3 E4 E5 E6 E7 | 2 2 |
| Decimal8 | E0 E1 E2 E3 | 2 2 |
| Decimal16 | E0 E1 E2 E3 | 2 2 |
Instruction Set, alphabetical, Instruction Set by Category, Instruction Set, sortable, filterable
