Difference between revisions of "Instruction Set/cached"

From Mill Computing Wiki
Jump to: navigation, search
m (Protected "Instruction Set/cached": generated ([Edit=<protect-level-bot>] (indefinite) [Move=<protect-level-bot>] (indefinite)))
 
(No difference)

Latest revision as of 01:29, 3 January 2015

realizing  flow stream  flow block  compute phase   operation  

native on: all

cache control operation

cached(p lower, p upper)

operands: like Inv :


Core In Slots [▸]  Latencies
Tin F0 1
Copper F0 1
Silver F0 1
Gold F0 1
Decimal8 F0 1
Decimal16 F0 1

cached(p lower, p upper, p base)

operands: like Inv :


Core In Slots [▸]  Latencies
Tin F0 1
Copper F0 1
Silver F0 1
Gold F0 1
Decimal8 F0 1
Decimal16 F0 1


Instruction Set, alphabetical, Instruction Set by Category, Instruction Set, sortable, filterable

Retrieved from "http://millcomputing.com/w/index.php?title=Instruction_Set/cached&oldid=2779"