Difference between revisions of "Instruction Set/fmafn"

From Mill Computing Wiki
Jump to: navigation, search
(Created page with "{{DISPLAYTITLE:fmafn}} <div style="font-size:80%;line-height:90%;margin-bottom:2em">realizing  exu stream [[Decode|exu block]...")
 
Line 21:Line 21:
 
! [[Cores|Core]] || [[Slot|In Slots]]|| [[Latency|Latencies]]
 
! [[Cores|Core]] || [[Slot|In Slots]]|| [[Latency|Latencies]]
 
|-
 
|-
−
| [[Cores/Silver/Encoding#982|Silver]] || E0 E1 || w,w:w=6 wv,wv:wv=6 d,d:d=7 dv,dv:dv=7 q,q:q=8 qv,qv:qv=8  
+
| [[Cores/Silver/Encoding#fmafn|Silver]] || E0 E1 || w,w:w=6 wv,wv:wv=6 d,d:d=7 dv,dv:dv=7 q,q:q=8 qv,qv:qv=8  
 
|-
 
|-
−
| [[Cores/Gold/Encoding#982|Gold]] || E0 E1 E2 E3 || w,w:w=6 wv,wv:wv=6 d,d:d=7 dv,dv:dv=7 q,q:q=8 qv,qv:qv=8  
+
| [[Cores/Gold/Encoding#fmafn|Gold]] || E0 E1 E2 E3 || w,w:w=6 wv,wv:wv=6 d,d:d=7 dv,dv:dv=7 q,q:q=8 qv,qv:qv=8  
 
|}
 
|}
  
Line 42:Line 42:
 
! [[Cores|Core]] || [[Slot|In Slots]]|| [[Latency|Latencies]]
 
! [[Cores|Core]] || [[Slot|In Slots]]|| [[Latency|Latencies]]
 
|-
 
|-
−
| [[Cores/Silver/Encoding#983|Silver]] || E0 || w,w:w,w=6,6 wv,wv:wv,wv=6,6 d,d:d,d=7,7 dv,dv:dv,dv=7,7 q,q:q,q=8,8 qv,qv:qv,qv=8,8  
+
| [[Cores/Silver/Encoding#fmafn|Silver]] || E0 || w,w:w,w=6,6 wv,wv:wv,wv=6,6 d,d:d,d=7,7 dv,dv:dv,dv=7,7 q,q:q,q=8,8 qv,qv:qv,qv=8,8  
 
|-
 
|-
−
| [[Cores/Gold/Encoding#983|Gold]] || E0 E2 || w,w:w,w=6,6 wv,wv:wv,wv=6,6 d,d:d,d=7,7 dv,dv:dv,dv=7,7 q,q:q,q=8,8 qv,qv:qv,qv=8,8  
+
| [[Cores/Gold/Encoding#fmafn|Gold]] || E0 E2 || w,w:w,w=6,6 wv,wv:wv,wv=6,6 d,d:d,d=7,7 dv,dv:dv,dv=7,7 q,q:q,q=8,8 qv,qv:qv,qv=8,8  
 
|}
 
|}
 +
 +
 +
[[Instruction_Set|Instruction Set, alphabetical]], [[Instruction Set by Category]], [http://millcomputing.com/instructions.html?collapse=7#ops Instruction Set, sortable, filterable]

Revision as of 02:36, 16 December 2014

realizing  exu stream  exu block  compute phase   operation   in the binary floating point value domain  

native on: Silver Gold

fused multiply-add or -add/subtract

fmafn(f x, f y, f z) → f r0

operands: like Addf [ff:f]


encoding: fmafn(f x) , exuArgs(op arg0, op arg1)

Core In Slots Latencies
Silver E0 E1 w,w:w=6 wv,wv:wv=6 d,d:d=7 dv,dv:dv=7 q,q:q=8 qv,qv:qv=8
Gold E0 E1 E2 E3 w,w:w=6 wv,wv:wv=6 d,d:d=7 dv,dv:dv=7 q,q:q=8 qv,qv:qv=8

fmafn(f x, f y, f z, f w) → f r0, f r1

operands: like Fmasf [ff:f]


encoding: fmafn(f x, f y) , exuArgs(op arg0, op arg1)

Core In Slots Latencies
Silver E0 w,w:w,w=6,6 wv,wv:wv,wv=6,6 d,d:d,d=7,7 dv,dv:dv,dv=7,7 q,q:q,q=8,8 qv,qv:qv,qv=8,8
Gold E0 E2 w,w:w,w=6,6 wv,wv:wv,wv=6,6 d,d:d,d=7,7 dv,dv:dv,dv=7,7 q,q:q,q=8,8 qv,qv:qv,qv=8,8


Instruction Set, alphabetical, Instruction Set by Category, Instruction Set, sortable, filterable

Retrieved from "http://millcomputing.com/w/index.php?title=Instruction_Set/fmafn&oldid=1571"