Difference between revisions of "Instruction Set/f2sdxe"
From Mill Computing Wiki
(Created page with "{{DISPLAYTITLE:f2sdxe}} <div style="font-size:80%;line-height:90%;margin-bottom:2em">realizing exu stream Decode|exu block...") | |||
| Line 4: | Line 4: | ||
</div> | </div> | ||
| − | convert | + | Inexactly convert a decimal floating point value to a signed integer, rounding toward even and producing [[NaR]]s on overflow. |
| + | |||
---- | ---- | ||
<code style="font-size:130%"><b style="color:#050">f2sdxe</b>(<span style="color:#009">[[Domains#d|d]]</span> <span title="belt operand from ops window">x</span>) → [[Domains#d|d]] r<sub>0</sub></code> | <code style="font-size:130%"><b style="color:#050">f2sdxe</b>(<span style="color:#009">[[Domains#d|d]]</span> <span title="belt operand from ops window">x</span>) → [[Domains#d|d]] r<sub>0</sub></code> | ||
Revision as of 10:19, 12 November 2014
realizing exu stream exu block compute phase operation in the decimal floating point value domain using excepting overflow behavior that produces condition codes
Inexactly convert a decimal floating point value to a signed integer, rounding toward even and producing NaRs on overflow.
operands: like Addd [dd:d]
| Core | In Slots | Latencies |
|---|---|---|
| Decimal8 | E0 E1 | d:d=4 dv:dv=4 q:q=5 qv:qv=5 |
| Decimal16 | E0 E1 | d:d=4 dv:dv=4 q:q=5 qv:qv=5 |
